Image from Google Jackets

Verilog digital system design : RT level synthesis, testbench, and verification / Zainalabedin Navabi.

By: Material type: TextTextSeries: McGraw-Hill electronic engineering seriesPublication details: New York : McGraw-Hill, c2006.Edition: 2nd edISBN:
  • 9780070252219
Subject(s): DDC classification:
  • 621.39/2 22
Online resources:
Tags from this library: No tags from this library for this title. Log in to add tags.
Holdings
Item type Current library Call number Status Date due Barcode
TEQIP Books TEQIP Books CENTRAL LIBRARY General Stacks 621.39NAV-V2 Checked out 07/03/2024 T1092
Total holds: 0

Includes bibliographical references and index.

Share
Powered by Koha ILS
Page Design & Customization: Library Web Team CE Thalassery